Abstract-The Level-1 Data Driver Card (L1DDC) will be designed for the needs of the future upgrades of the innermost stations of the ATLAS end-cap muon spectrometer. The L1DDC is a high speed aggregator board capable of communicating with a large number of front-end electronics. It collects the Level-1 data along with monitoring data and transmits them to a network interface through a single bidirectional fiber link. In addition, the L1DDC board distributes trigger, time and configuration data coming from the network interface to the front-end boards. The L1DDC is fully compatible with the Phase II upgrade where the trigger rate is expected to reach 1 MHz.
I. INTRODUCTION
The ATLAS New Small Wheel (NSW) upgrade is motivated by the high background radiation expected during Run-3 (2021 -2023) and ultimately luminosity of 7 × 10 34 cm −2 s −1 in HL-LHC (after 2026). The number of interactions per bunchcrossing (each 25 ns) will be increased up to 140, resulting in a dramatically large amount of produced data. In the ATLAS experiment [1] the present muon Small Wheels will be replaced by the NSW. The NSW is a set of precision tracking and trigger detectors able to work at high rates with excellent real-time spatial and time resolution. The new detectors consist of the resistive Micromegas (MM) and the small Strip Thin Gap Chambers (sTGC) [2] .
Furthermore, a radiation dose up to 1700 Gy (inner radius) and a magnetic field up to 0.4 T in the end cap region, create a hostile environment for the front-end electronics. To read out the high number of electronics channels and in order to survive in such a harsh environment new electronics must be fabricated and installed. In addition, correction mechanisms for Single Event Upsets (SEU -this is a change of state caused by a high-energy particle strike to a micro-electronic device) must be implemented to assure the integrity of the transmitted data.
The Level-1 Data Driver Card (L1DDC) is an intermediate board that aggregates and transmits the Level-1 data (time, charge and strip address corresponding to a single hit) from multiple front-end (FE) boards to a network interface called Front End LInk eXchange (FELIX) [3] . This is achieved using a high speed serializer/deserializer Aplication Specific Integrated Circuit (ASIC) called GigaBit Transceiver (GBTX) [4] developed at CERN. In general, the L1DDC combines three distinct paths: Timing, Trigger and Control (TTC) [5] data, Data Acquisition and Slow Control information, into one bidirectional optical link at a rate of 4.8 Gbps, as shown in Figure 1 . Fig. 1 : The L1DDC, which resides on the detector and is implemented with custom ASICs, combines the three district paths (Timing and Trigger, DAQ, Slow Control) into a single bidirectional optical link that it will be processed by FELIX.
II. CONNECTIVITY
The L1DDC resides on the detector and interfaces with the FEs and for the MM case also with the Address in Real Time (ART) Data Driver Card (ADDC) [6] boards. The FE boards contain a number of ASICs called VMMs [7] each providing trigger and tracking primitives for 64 detector channels. A second ASIC, the Read Out Controller (ROC) will aggregate, process and format the data generated by the VMM FE chips. It also filters the data based on the Level-1 Bunch Crossing ID (BCID) and transmits them to the L1DDC through serial streams. Moreover, ROC receives the TTC data and the Level-1 trigger from the L1DDC. For configuring and monitoring the VMMs and ROC a third ASIC called the Slow Control Adapter (SCA) will be used on the FEs. The ADDC boards collect directly from the VMMs the ART data which provide the strip information for the first arrival hit in the MM detectors.
Because of the different characteristics of both detector technologies, different FE boards will be fabricated for MM and sTGC detectors. For the MM detectors eight FE (MMFE8) [8] will be connected to one L1DDC contrary to the sTGC detectors where only three FE will be connected to one L1DDC.
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In the other direction the interface with the FELIX is made through a CERN-custom-made optical transceiver called Versatile Transceiver (VTRx) as shown in Figure 2 . Fig. 2 : Scheme of NSW electronics trigger and dataflow. The L1DDC board is connected to the ROC and the SCA ASICs of the FE boards and also to the ADDC board. Depending on the detector technology L1DDC is connected with eight FEs for the MM and with three for the sTGC detectors. The L1DDC also interfaces with the off-detector electronics and especially with the FELIX interface through a bidirectional fiber.
III. FUNCTIONALITY
The GBTX ASIC and subsequently the L1DDC is capable of multiplexing a number of serial links (E-Links) to a single fiber. One E-Link, consists of three differential pairs being the clock (Clk+ and Clk-), the data in (Din+ and Din-) and the data out (Dout+ and Dout-). On the transmitting side data and clock have the same relative phase [4] . The GBTX ASIC can support up to 40 E-Links divided into five groups called banks, as shown in Figure 3 . Each bank can support up to eight E-Links at 80 Mbps, four E-Links at 160 Mbps or two E-Links at 320 Mbps. The transmitting data use the Double Data Rate (DDR) signaling. For the return links the phase of the incoming data to the GBTX is unknown. However, the data rate is known from the GBTX and FE configuration. The GBTX clocks are synchronous with the FE clocks with a fixed and stable phase relationship. In this case it is necessary to phase align the incoming dIn+/dIn-data with the clock in the GTBX for each E-Link. A dedicated phase-aligner circuit is responsible for this for each E-Link.
For the interconnection of the on-detector electronics the mini Serial Attached SCSI (Small Computer System Interface) (miniSAS) cables will be used. The L1DDC is connected to the FE board through a single miniSAS cable that carries two E-Links and a small number of differential pairs. Among these two E-Links, one is connected to the ROC ASIC and the other E-Link to the SCA ASIC, as shown in Figure 2 .
Generally, the data rate on the FE boards decreases by moving radially away from the beam line. Moreover, data rate simulations showed that for 1 MHz trigger rate the bit rate will exceed 320 Mbps for the inner FE boards. For this reason, a second GBTX ASIC and consequently a second VTRx will be used. Having more available E-Links, a special configuration scheme will be used to achieve higher rates. At least one ELink with 320 Mbps will be used for all FE boards and a : MM E-Link connectivity. For the most FEs additional differential pairs will be used to collect the Level-1 data. These pairs will be multiplexed in different banks and may use different E-Link speeds. Eight GBTX banks will run at 320 Mbps, one at 160 Mbps and one at 80 Mbps which will be used for the configuration of the VMM and ROC ASICs.
The GBTX ASIC has an extra Slow Control (SC) E-Link with a fixed rate at 80 Mbps for slow control information. This extra E-Link will be used for the connection to the ADDC boards. In addition to the configuration data L1DDC provides the clock and Bunch Crossing Reset (BCR) signals to the ADDC board. For the transmission of these signals four unused transmitting pairs will be used from a GBTX bank.
A. L1DDC board description
Because of the different FE characteristics, different L1DDC boards will be fabricated for MM and sTGC detectors. Both boards will use the same components, with the difference that in MM detectors nine connectors will be used (eight for the FEs and one for the ADDC) contrary to the sTGC detectors where only three connectors will be used. The size of the L1DDC board for the MM detectors will be 200 mm in length, 60 mm in width and 12 mm in height as shown in Figure 5 . The size of the L1DDC for the sTGC detectors will be 140 mm in length, 60 mm in width and 12 mm in height as shown in Figure 6 . As mentioned before, the miniSAS cables will be used for the connection of the on-detector electronics. The high flexibility of these cables, which can support up to ten differential pairs, and the small size of the 36 position connectors makes them suitable for the boards.
B. ASIC description
The GBTX is a full radiation tolerant ASIC fabricated using the IBM/GlobalFoundries 130 nm CMOS technology. Its power supply is 1.5 V and its power consumption is 2.2 W in full operation. E-Links use Scalable Low-Voltage Signalling (SLVS) for 400 mV (SLVS-400) [9] . The SLVS is a differential standard with a swing of 0.2 V, centred on 0.2 V. The GBTX ASIC has a Clock and Data Recovery (CDR) circuit which receives high speed serial data from the VTRx. It recovers and generates an appropriate high speed clock to correctly sample the incoming data stream. The serial data is then de-serialized and decoded, with appropriate error corrections, and finally DeSCRambled (DSCR). In the transmitter part the data are SCRambled (SCR), to obtain DC balance, and then encoded with a Forward Error Correction (FEC) code before being serialized and sent to the optical transceiver. The GBTX has registers for permanent storage that are called e-fuses. Initial configuration information is taken from the e-fuses, which can then be modified via the optical link itself or via an I 2 C slave interface. The VTRx optical transceiver consist of two radiation tolerant ASICs: the GigaBit TransImpendance Amplifier (GB-TIA) [10] , [11] and the GigaBit Laser Diode (GBLD) [12] . The GBTIA has a bit rate of 5 Gbps (min) and a total jitter smaller than 40 ps. Its supply voltage is 2.5 V and its power consumption is 250 mW. The GBLD is a radiation tolerant ASIC also fabricated in 130 nm technology. It has also a bit rate of 5 Gbps or more, supply voltage of 2.5 V and its power consumption is about 325 mW [12] . The VTRx dimensions are 45.3 mm in width, 14.5 mm in length and 10 mm in height.
According to the detector power distribution scheme the FEAST DC-DC converter [13] is used. This is also a custom DC-DC converter fabricated at CERN and has an input voltage range from 5 V to 12 V, 4 A load capacity and achieves a 76 % efficiency. It contains a radiation tolerant ASIC with total ionizing dose up to 200 Mrad (Si) and displacement damage up to 5 × 10 14 n/cm 2 . To power the L1DDC board with the two appropriate voltage levels (2.5 V and 1.5 V), two FEAST devices are used. The overall power consumption of the L1DDC is estimated to be 11 W.
C. Frame format
On the fiber side the GBTX transmits frames of 120 bits in the interval of 25 ns (BC clock), resulting in a line rate of 4.8 Gbps. The GBTX has the ability to transmit three different types of frames, the GBT frame, the 8b/10b frame and the wide frame.
In the GBT frame four bits are used for the frame header (H) and 32 are used for FEC. The data transmission is thus limited to 84 bits, corresponding to a user bandwidth of 3.36 Gbps.
From the 84 bits, the four are dedicated for Slow Control (SC) information (Internal Control (IC) and External Control (EC) fields) as outlined in Figure 7 . Fig. 7 : GBTX frame format.
The FEC algorithm is built by interleaving two Reed-Solomon RS(15,11) encoded words with 4-bit symbols, each capable of correcting a double symbol error. This means that a sequence of up to 16 consecutive corrupted bits can be corrected. Finally, all configuration registers inside the GBTX ASIC are fully protected against SEUs with triple redundant registers [4] .
IV. ON DETECTOR PLACEMENT
The location of the L1DDC on the MM detectors will be in the center of both sides of the wedge (this is four planes of each detector technology) as shown with blue color in Figure 8 . This provides a way of equalizing the cable length as the FE boards are radially placed on both sides of the detector. In this case, a single L1DDC serves the eight FE boards on one side of the plane. There are 16 FE boards in every plane resulting in 64 per wedge. This means that eight L1DDC boards are needed for every wedge. Also, there are two wedges in every sector and there are 16 sectors in every wheel. In summary, 512 L1DDC are needed for the MM detectors and 512 for the sTGCs detectors resulting in a total 1024 of L1DDC boards [2] .
All the components of the L1DDC will be placed on the top side except from the GBTX which will be placed on the bottom side of the board. An elastic thermal foam will be used to attach the bottom side of the board to the cooling channel in order to keep the heat at a low level. For the FEAST ASICs thermal pads and through vias will be used to transfer the heating to the bottom side of the board.
V. CONCLUSION
The L1DDC is the intermediate board responsible to collect the Level-1 data and to distribute the TTC and Level-1 trigger to the FE electronics. It is capable to handle a large amount Fig. 9 : A cross section of a MM wedge. In the upper part of the left picture, the L1DDC board placed on the detector is illustrated. All components are placed on the top side in contrast to the bottom side of the board where only the GBTX ASICs are placed. These ASICs are attached to the cooling channel with the help of an elastic thermal foam. Finally, on the bottom side of the picture the FE board, placed between the two planes is also visible. of data and is fully compliant with the HL-LHC rates. In addition, L1DDC uses only radiation tolerant components and is equipped with SEU mechanisms to ensure the signal integrity. These components are tested and can work without any failure under radiation and magnetic fields for extremely long periods. The dimensions of the board are relatively small in order to fit between two readout panels of the MM and sTGC chambers of the NSW detector for the upgrade of the ATLAS experiment. Finally, the L1DDC must have a high reliability as after the installation of the NSW it will not be accessible for replacement. Prototype models confirm that L1DDC can operate reliably for months without a single failure.
